Commit 3a5b2b51 authored by Vrignault's avatar Vrignault

Software Teensy Recorder V0.70 and start of Active Recorder

parent ff6b923c
**English version below**
ActiveRecorder
=
**Active Recorder** est un enregistreur actif permettant d'écouter en hétérodyne et d'enregistrer des fichiers wav jusqu'à 500kHz de fréquence d'échantillonnage (384kHz en standard). La fonction hétérodyne fonctionne en manuel (comme un hétérodyne classique) ou en automatique (réglage automatique en fonction de la FME détectée et ajustement manuel +/-10kHz). Une fonction d'écoute en différé permet d'écouter les fichiers enregistrés en expansion de temps X10 ou en hétérodyne manuel. Il propose aussi les mêmes fonctionnalités que Passive Recorder (enregistrements en automatique, test micro, protocoles vigie chiro).
Les prototypes fonctionnent. Il utilise le même logiciel que Passive Recorder.
Le dossier de fabrication est réduit au minimum en attendant une solution pour la boite en plastique...
ActiveRecorder
=
Ce projet est en préparation (sortie prévue à la fin de l'hiver 2018/2019). Basé sur ActiveRecorder, il offrira une fonction d'écoute active en hétérodyne.
**Active Recorder** is an active recorder for listening in heterodyne and recording wav files up to 500kHz sample rate (384kHz as standard). The heterodyne function works in manual (like a classic heterodyne) or in automatic (automatic adjustment according to the FME detected and manual adjustment +/- 10kHz). A delayed listening function allows you to listen to the recorded files in time expansion X10 or in manual heterodyne. It also offers the same features as Passive Recorder (automatic recordings, micro test, protocols vigie chiro).
The prototypes work. It uses the same software as Passive Recorder.
The manufacturing file is reduced to a minimum while waiting for a solution for the plastic box...
This diff is collapsed.
This source diff could not be displayed because it is too large. You can view the blob instead.
This source diff could not be displayed because it is too large. You can view the blob instead.
update=22/05/2015 07:44:53
version=1
last_client=kicad
[general]
version=1
RootSch=
BoardNm=
[pcbnew]
version=1
LastNetListRead=
UseCmpFile=1
PadDrill=0.600000000000
PadDrillOvalY=0.600000000000
PadSizeH=1.500000000000
PadSizeV=1.500000000000
PcbTextSizeV=1.500000000000
PcbTextSizeH=1.500000000000
PcbTextThickness=0.300000000000
ModuleTextSizeV=1.000000000000
ModuleTextSizeH=1.000000000000
ModuleTextSizeThickness=0.150000000000
SolderMaskClearance=0.000000000000
SolderMaskMinWidth=0.000000000000
DrawSegmentWidth=0.200000000000
BoardOutlineThickness=0.100000000000
ModuleOutlineThickness=0.150000000000
[cvpcb]
version=1
NetIExt=net
[eeschema]
version=1
LibDir=
[eeschema/libraries]
(rules PCB AR-PCB-A
(snap_angle
fortyfive_degree
)
(autoroute_settings
(fanout off)
(autoroute on)
(postroute on)
(vias on)
(via_costs 50)
(plane_via_costs 5)
(start_ripup_costs 100)
(start_pass_no 2469)
(layer_rule F.Cu
(active on)
(preferred_direction horizontal)
(preferred_direction_trace_costs 1.0)
(against_preferred_direction_trace_costs 3.2)
)
(layer_rule B.Cu
(active on)
(preferred_direction vertical)
(preferred_direction_trace_costs 1.0)
(against_preferred_direction_trace_costs 1.5)
)
)
(rule
(width 300.0)
(clear 200.2)
(clear 150.0 (type smd_to_turn_gap))
(clear 50.0 (type smd_smd))
)
(padstack "Via[0-1]_600:400_um"
(shape
(circle F.Cu 600.0 0.0 0.0)
)
(shape
(circle B.Cu 600.0 0.0 0.0)
)
(attach off)
)
(via
"Via[0-1]_600:400_um" "Via[0-1]_600:400_um" default
)
(via
"Via[0-1]_600:400_um-kicad_default" "Via[0-1]_600:400_um" "kicad_default"
)
(via
"Via[0-1]_600:400_um-Large" "Via[0-1]_600:400_um" Large
)
(via_rule
default "Via[0-1]_600:400_um"
)
(via_rule
"kicad_default" "Via[0-1]_600:400_um-kicad_default"
)
(via_rule
Large "Via[0-1]_600:400_um-Large"
)
(class default
(clearance_class default)
(via_rule default)
(rule
(width 300.0)
)
(circuit
(use_layer F.Cu B.Cu)
)
)
(class "kicad_default"
"Net-(C1-Pad1)" "Net-(C1-Pad2)" "Net-(C2-Pad1)" "Net-(C4-Pad1)" "Net-(C4-Pad2)" "Net-(C5-Pad1)" "/SDA_E" "/SCL_E"
"Net-(R3-Pad1)" "Net-(R5-Pad1)" "Net-(R5-Pad2)" "Net-(R6-Pad2)" "Net-(R7-Pad2)" "/Mesure_Batteries" SAUDIO "/Mesure_Heterodyne"
/Up /Rec /Down /Push /Mode "/Sortie_Audio" "Net-(J6-Pad2)" "Net-(J5-Pad4)"
"Net-(J5-Pad5)" "Net-(U1-Pad25)" /D+ "/D-"
(clearance_class "kicad_default")
(via_rule kicad_default)
(rule
(width 300.0)
)
(circuit
(use_layer F.Cu B.Cu)
)
)
(class Large
GND +3V3 "+3V7_Permanent" AGND +5V "/+3V7_D" "/+3V7_C" "/+5V_C"
/+BAT1 "/-BAT1" /+BAT2 "/-BAT2"
(clearance_class Large)
(via_rule Large)
(rule
(width 800.0)
)
(circuit
(use_layer F.Cu B.Cu)
)
)
)
\ No newline at end of file
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
update=22/05/2015 07:44:53
version=1
last_client=kicad
[general]
version=1
RootSch=
BoardNm=
[pcbnew]
version=1
LastNetListRead=
UseCmpFile=1
PadDrill=0.600000000000
PadDrillOvalY=0.600000000000
PadSizeH=1.500000000000
PadSizeV=1.500000000000
PcbTextSizeV=1.500000000000
PcbTextSizeH=1.500000000000
PcbTextThickness=0.300000000000
ModuleTextSizeV=1.000000000000
ModuleTextSizeH=1.000000000000
ModuleTextSizeThickness=0.150000000000
SolderMaskClearance=0.000000000000
SolderMaskMinWidth=0.000000000000
DrawSegmentWidth=0.200000000000
BoardOutlineThickness=0.100000000000
ModuleOutlineThickness=0.150000000000
[cvpcb]
version=1
NetIExt=net
[eeschema]
version=1
LibDir=
[eeschema/libraries]
(rules PCB AR-PCB-B
(snap_angle
fortyfive_degree
)
(autoroute_settings
(fanout off)
(autoroute on)
(postroute on)
(vias on)
(via_costs 50)
(plane_via_costs 5)
(start_ripup_costs 100)
(start_pass_no 325)
(layer_rule F.Cu
(active on)
(preferred_direction horizontal)
(preferred_direction_trace_costs 1.0)
(against_preferred_direction_trace_costs 5.2)
)
(layer_rule B.Cu
(active on)
(preferred_direction vertical)
(preferred_direction_trace_costs 1.0)
(against_preferred_direction_trace_costs 1.2)
)
)
(rule
(width 300.0)
(clear 200.2)
(clear 150.0 (type smd_to_turn_gap))
(clear 50.0 (type smd_smd))
)
(padstack "Via[0-1]_600:400_um"
(shape
(circle F.Cu 600.0 0.0 0.0)
)
(shape
(circle B.Cu 600.0 0.0 0.0)
)
(attach off)
)
(via
"Via[0-1]_600:400_um" "Via[0-1]_600:400_um" default
)
(via
"Via[0-1]_600:400_um-kicad_default" "Via[0-1]_600:400_um" "kicad_default"
)
(via
"Via[0-1]_600:400_um-Large" "Via[0-1]_600:400_um" Large
)
(via_rule
default "Via[0-1]_600:400_um"
)
(via_rule
"kicad_default" "Via[0-1]_600:400_um-kicad_default"
)
(via_rule
Large "Via[0-1]_600:400_um-Large"
)
(class default
(clearance_class default)
(via_rule default)
(rule
(width 300.0)
)
(circuit
(use_layer F.Cu B.Cu)
)
)
(class "kicad_default"
"Net-(C13-Pad2)" "Net-(C13-Pad1)" "Net-(C14-Pad1)" "Net-(C15-Pad1)" "Net-(C15-Pad2)" "Net-(J7-Pad2)" "Net-(J7-Pad1)" "Net-(J8-Pad2)"
"Net-(J8-Pad3)" "Net-(R16-Pad2)" HPA "Net-(J7-Pad3)" HPB "Net-(C16-Pad1)"
(clearance_class "kicad_default")
(via_rule kicad_default)
(rule
(width 300.0)
)
(circuit
(use_layer F.Cu B.Cu)
)
)
(class Large
(clearance_class Large)
(via_rule Large)
(rule
(width 800.0)
)
(circuit
(use_layer F.Cu B.Cu)
)
)
)
\ No newline at end of file
This diff is collapsed.
This diff is collapsed.
EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# POT
#
DEF POT RV 0 40 N N 1 F N
F0 "RV" -175 0 50 V V C CNN
F1 "POT" -100 0 50 V V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
Potentiometer*
$ENDFPLIST
DRAW
S 40 100 -40 -100 0 1 10 N
P 2 0 1 0 100 0 60 0 N
P 3 0 1 0 45 0 90 20 90 -20 F
X 1 1 0 150 50 D 50 50 1 1 P
X 2 2 150 0 50 L 50 50 1 1 P
X 3 3 0 -150 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
#End Library
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
G04 #@! TF.GenerationSoftware,KiCad,Pcbnew,(5.1.0)-1*
G04 #@! TF.CreationDate,2019-08-09T09:16:17+02:00*
G04 #@! TF.ProjectId,AR-PCB-A,41522d50-4342-42d4-912e-6b696361645f,rev?*
G04 #@! TF.SameCoordinates,Original*
G04 #@! TF.FileFunction,Legend,Bot*
G04 #@! TF.FilePolarity,Positive*
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW (5.1.0)-1) date 2019-08-09 09:16:17*
%MOMM*%
%LPD*%
G04 APERTURE LIST*
G04 APERTURE END LIST*
M02*
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
G04 #@! TF.GenerationSoftware,KiCad,Pcbnew,(5.1.0)-1*
G04 #@! TF.CreationDate,2019-08-04T21:49:35+02:00*
G04 #@! TF.ProjectId,AR-PCB-B,41522d50-4342-42d4-922e-6b696361645f,rev?*
G04 #@! TF.SameCoordinates,Original*
G04 #@! TF.FileFunction,Legend,Bot*
G04 #@! TF.FilePolarity,Positive*
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW (5.1.0)-1) date 2019-08-04 21:49:35*
%MOMM*%
%LPD*%
G04 APERTURE LIST*
G04 APERTURE END LIST*
M02*
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
M48
; DRILL file {KiCad (5.1.0)-1} date 04/08/2019 21:49:31
; FORMAT={-:-/ absolute / inch / decimal}
; #@! TF.CreationDate,2019-08-04T21:49:31+02:00
; #@! TF.GenerationSoftware,Kicad,Pcbnew,(5.1.0)-1